2020-04-05, Sun.

Top Stories       Business       Culture & Life       Science & Technology       World

Lecture

Notification

 

NEWS > Business


Samsung Electronics Develops Industry's First 12-Layer 3D-TSV Chip Packaging Technology

The new technology allows for the stacking of 12 DRAM chips using more than 60,000 TSV holes, while maintaining the same thickness as current 8-layer chips
Date: 2019-10-07

SEOUL, KOREA – Oct. 7, 2019 – Samsung Electronics Co., Ltd., a world leader in advanced semiconductor technology, today announced that it has developed the industry's first 12-layer 3D-TSV (Through Silicon Via) technology.
 
Samsung's new innovation is considered one of the most challenging packaging technologies for mass production of high-performance chips, as it requires pinpoint accuracy to vertically interconnect 12 DRAM chips through a three-dimensional configuration of more than 60,000 TSV holes, each of which is one-twentieth the thickness of a single strand of human hair.
 
The thickness of the package (720㎛) remains the same as current 8-layer High Bandwidth Memory-2 (HBM2) products, which is a substantial advancement in component design. This will help customers release next-generation, high-capacity products with higher performance capacity without having to change their system configuration designs.
 
In addition, the 3D packaging technology also features a shorter data transmission time between chips than the currently existing wire bonding technology, resulting in significantly faster speed and lower power consumption.
 
“Packaging technology that secures all of the intricacies of ultra-performance memory is becoming tremendously important, with the wide variety of new-age applications, such as artificial intelligence (AI) and High Power Computing (HPC)," said Hong-Joo Baek, executive vice president of TSP (Test & System Package) at Samsung Electronics.
 
"As Moore's law scaling reaches its limit, the role of 3D-TSV technology is expected to become even more critical. We want to be at the forefront of this state-of-the-art chip packaging technology."
 
Relying on its 12-layer 3D-TSV technology, Samsung will offer the highest DRAM performance for applications that are data-intensive and extremely high-speed.
 
Also, by increasing the number of stacked layers from eight to 12, Samsung will soon be able to mass produce 24-gigabyte (GB)* High Bandwidth Memory, which provides three times the capacity of 8GB high bandwidth memory on the market today.  
 
Samsung will be able to meet the rapidly growing market demand for high-capacity HBM solutions with its cutting-edge 12-layer 3D TSV technology and it hopes to solidify its leadership in the premium semiconductor market. 
 



 to the Top List of News

Samsung Earns EPA’s Highest Honor in ENERGY STAR Program
Samsung Expands to New Zealand in 5G Networks Deal with Spark
U.S. Cellular Selects Samsung 5G and 4G LTE Network Solutions
The Future Changes Shape: Express Yourself with Galaxy Z Flip
Samsung Electronics Wins 61 iF Design Awards
South Korea Relies on Thales’ Systems to Avoid Friendly Fire Incidents
Samsung Releases Portable SSD T7 Touch the New Standard in Speed and Security for External Storage Devices

 

Samsung Electronics Adds NEXTGEN TV to 2020 QLED 8K Line-up
Hyosung Chairman Cho Hyun-joon Presents the ‘2019 Employee of the Yea...
Samsung Partners with 8K Association to Launch Certification Program
Samsung Electronics to Showcase Successful ‘C-Lab Inside’ Projects a...
Samsung Wins 46 CES 2020 Innovation Awards for Outstanding Design and ...
Samsung Electronics Announces Third Quarter 2019 Capex
SDC19: Samsung Delivers a New Computing Experience with Galaxy Book Fl...

 

 

60, Gamasanro 27gil, Guro-gu, Seoul, Korea, e-mail: news@newsji.com

Copyright, The News Group